Power Optimization using Look Ahead Clock Gating

Abstract

Low power checking is the key element in the process of developing the VLSI. Modern ICs consist of more transistors in a single chip making testing difficult because it uses more power than the functionality of the circuit. A significant part of the dynamic power absorbs the unit clock signal in the electronics network, 70 per cent of which is expended on clock buffers.